

LP2981-N 100mA, Low-Dropout Regulator in SOT-23 Package

1 Features

- Input voltage (V_{IN}) range:
 - Legacy chip: 2.1V to 16V
 - New chip: 2.5V to 16V
- Output voltage (V_{OUT}) range: 1.2V to 5.0V
- Output voltage (V_{OUT}) accuracy:
 - ±0.75% for A-grade legacy chip
 - ±1.25% for standard-grade legacy chip
 - ±0.5% for new chip (A-grade and standard grade)
- Output voltage (V_{OUT}) accuracy over load and temperature: ±1% (new chip)
- Output current: Up to 100mA
- Low I_O (new chip): $69\mu A$ at $I_{LOAD} = 0 mA$
- Low I_Q (new chip): 620 μ A at I_{LOAD} = 100mA
- Shutdown current over temperature:
 - < 1µA (legacy chip)</p>
 - $\le 1.75 \mu A \text{ (new chip)}$
- Output current limiting and thermal protection
- Stable with 2.2µF ceramic capacitors (new chip)
- High PSRR (new chip):
 - 75dB at 1kHz, 45dB at 1MHz
- Operating junction temperature: -40°C to +125°C
- Package: 5-pin SOT-23 (DBV)

2 Applications

- **Electricity meters**
- Micro inverters
- Server PSU (12V output)
- Residential breakers

3 Description

The LP2981-N is a fixed-output, low-dropout (LDO) voltage regulator supporting an input voltage range from 2.5V to 16V (for new chip only) and up to 100mA of load current. The LP2981-N supports an output range of 1.2V to 5.0V (new chip).

Additionally, the LP2981-N (new chip) has a ±1% output accuracy across load and temperature that can meet the needs of low-voltage microcontrollers (MCUs) and processors.


In the new chip, wide bandwidth PSRR performance is 75dB at 1kHz and 45dB at 1MHz to help attenuate the switching frequency of an upstream DC/DC converter and minimize post regulator filtering.


In the new chip, the internal soft-start mechanism reduces inrush current during start up, thus minimizing input capacitance. Standard protection features, such as overcurrent and overtemperature protection, are included.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)
LP2981-N	DBV (SOT-23, 5)	2.9mm × 2.8mm

- For more information, see the Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.





Dropout Voltage vs Temperature (New Chip)



Table of Contents

1 Features	1	7.1 Application Information	<mark>2</mark> 3
2 Applications		7.2 Typical Application	
3 Description		7.3 Power Supply Recommendations	
4 Pin Configuration and Functions	<mark>3</mark>	7.4 Layout	
5 Specifications	4	8 Device and Documentation Support	
5.1 Absolute Maximum Ratings		8.1 Device Nomenclature	
5.2 ESD Ratings	4	8.2 Third-Party Products Disclaimer	3 [,]
5.3 Recommended Operating Conditions	4	8.3 Receiving Notification of Documentation Upda	ates3
5.4 Thermal Information	5	8.4 Related Documentation	3 [,]
5.5 Electrical Characteristics	<mark>5</mark>	8.5 Support Resources	3 [,]
5.6 Typical Characteristics	8	8.6 Trademarks	
6 Detailed Description		8.7 Electrostatic Discharge Caution	3 ⁻
6.1 Overview	18	8.8 Glossary	32
6.2 Functional Block Diagrams		9 Revision History	
6.3 Feature Description	19	10 Mechanical, Packaging, and Orderable	
6.4 Device Functional Modes	22	Information	32
7 Application and Implementation	23		



4 Pin Configuration and Functions




Figure 4-1. DBV Package, 5-Pin SOT-23 (Top View)

Table 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	IN	I	Input supply pin. Use a capacitor with a value of 1µF or larger from this pin to ground. See the <i>Input and Output Capacitor Requirements</i> section for more information.
2	GND	_	Common ground (device substrate).
3	ON/OFF	I	Enable pin for the LDO. Driving the ON/\overline{OFF} pin high enables the device. Driving this pin low disables the device. High and low thresholds are listed in the <i>Electrical Characteristics</i> table. Tie this pin to V_{IN} if unused.
4	NC	_	DO NOT CONNECT. Device pin 4 is reserved for post packaging test and calibration of the LP2981-N V _{OUT} accuracy. Device pin 4 must be left floating. Do not connect to any potential. Do not connect to ground. Any attempt to do pin continuity testing on device pin 4 is discouraged. Continuity test results are variable depending on the actions of the factory calibration. Aggressive pin continuity testing (high voltage, or high current) on device pin 4 can activate the trim circuitry forcing V _{OUT} to move out of tolerance.
5	OUT ⁽¹⁾	0	Output of the regulator. Use a capacitor with a value of 2.2µF or larger from this pin to ground. See the <i>Input and Output Capacitor Requirements</i> section for more information.

⁽¹⁾ The nominal output capacitance must be greater than $1\mu F$. Throughout this document, the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than $1\mu F$.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V	Continuous input voltage range (for legacy chip)	-0.3	16	
V _{IN}	Continuous input voltage range (for new chip)	-0.3	18	
	Output voltage range (for legacy chip)	-0.3	9	
V _{OUT}	Output voltage range (for new chip)	-0.3	V _{IN} + 0.3 or 9 (whichever is smaller)	V
V —	ON/OFF pin voltage range (for legacy chip)	-0.3	16	
V _{ON/OFF}	ON/OFF pin voltage range (for new chip)	-0.3	18	
V V	Input-output voltage (for legacy chip)	-0.3	16	
V _{IN} – V _{OUT}	Input-output voltage (for new chip)	-0.3	18	
Current	Maximum output current	Internally	limited	mA
Tomporatura	Operating junction, T _J	-55	150	°C
Temperature	Storage, T _{stg}	-65	150	C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE (Legacy Chip)	VALUE (New Chip)	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (Pin 1,2 and 5) (1)	±2000	±3000	
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (Pin 3 and 4) (1)	±1000	13000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	N/A	±1000	

⁽¹⁾ JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
	Supply input voltage (for legacy chip)	2.1		16	
V _{IN}	Supply input voltage (for new chip)	2.5		16	
\/ \/	Input-output differential (for legacy chip)	0.7		11	
$V_{IN} - V_{OUT}$	Input-output differential (for new chip)	0		16	V
V _{OUT}	Output voltage (for new chip)	1.2		5	
V _{ON/OFF}	Enable voltage (for legacy chip)	0		V _{IN}	
	Enable voltage (for new chip)	0		16	
I _{OUT}	Output current	0		100	mA
C _{IN} ⁽¹⁾	Input capacitor		1		
^	Output capacitor (for legacy chip)	2.2	4.7		μF
C _{OUT}	Output capacitance (for new chip) (1)	1	2.2	200	
C _{OUT} ESR (2)	Output capacitor ESR (for new chip) (3)	0		1	Ω
T _J	Operating junction temperature	-40		125	°C

⁽¹⁾ All capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 1µF minimum for stability.

⁽²⁾ All voltages with respect to GND.

⁽²⁾ JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Maximum supported ESR range for new chip is 1Ω. For output capacitor with higher ESR values, place a low ESR MLCC capacitor.

www.ti.com

Details related to supported ESR range for the legacy chip are available in the Recommended Capacitors for the Legacy Chip section.

5.4 Thermal Information

		Legacy Chip (2)	New Chip (2)	
	THERMAL METRIC (1)	DBV (SOT23-5)	DBV (SOT23-5)	UNIT
		5 PINS	5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	175.7	178.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	78.0	77.9	°C/W
R _{0JB}	Junction-to-board thermal resistance	30.8	47.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.8	15.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	30.3	46.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.
- Thermal performance results are based on the JEDEC standard of 2s2p PCB configuration. These thermal metric parameters can be further improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the Impact of board layout on LDO thermal performance application report.

5.5 Electrical Characteristics

specified at $T_J = 25$ °C, $V_{IN} = V_{OUT(nom)} + 1.0$ V or VIN = 2.5 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{ON/OFF} = 2$ V, $C_{IN} = 1.0$ μ F, and C_{OUT} = 2.2 μ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
			Legacy chip (Standard grade)	-1.25		1.25	
		I _L = 1 mA	Legacy chip (A grade)	-0.75		0.75	
			New chip	-0.5		0.5	
			Legacy chip (Standard grade)	-2.0		2.0	
ΔV _{OUT}	Output voltage tolerance	1 mA < I _L < 100 mA	Legacy chip (A grade)	-1.0		1.0	-
			New chip	-0.5		0.5	
		1 mA < I _L < 100 mA, −40°C ≤ T _J ≤ 125°C	Legacy chip (Standard grade)	-3.5		3.5	
			Legacy chip (A grade)	-2.5		2.5	
			New chip	-1		1	
		V _{O(NOM)} + 1 V ≤ V _{IN} ≤ 16 V	Legacy chip		0.007	0.014	
۸۱/	Line regulation	VO(NOM) + 1 V = VIN = 10 V	New chip		0.002	0.014	 %/V
$\Delta V_{OUT(\Delta VIN)}$ Lir	Line regulation	$V_{O(NOM)} + 1 \text{ V} \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	Legacy chip		0.007	0.032	/0/ V
		VO(NOM) + 1 V = VIN = 10 V, -40 C = 11 = 125 C	New chip		0.002	0.032	
$\Delta V_{OUT(\Delta}$ ILOAD)	Load regulation	$1 \text{ mA} < I_L < 100 \text{ mA}, -40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}, V_{IN} = V_{O(NOM)} + 0.5 \text{ V}$	New chip		0.1	0.5	%/A



5.5 Electrical Characteristics (continued)

specified at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 1.0 V or VIN = 2.5 V (whichever is greater), I_{OUT} = 1 mA, $V_{ON/OFF}$ = 2 V, C_{IN} = 1.0 μ F, and C_{OUT} = 2.2 μ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN TY	MAX	UNIT
		I _{OUT} = 0 mA	Legacy chip		1 3	
		100T - 0 IIIA	New chip		1 2.75	
		I _{OUT} = 0 mA, -40°C ≤ T _J ≤ 125°C	Legacy chip	,	5	-
		10UT - 0 MA, -40 C S 1J S 125 C	New chip		3	
		1 - 4 - 4	Legacy chip		7 10	
		I _{OUT} = 1 mA	New chip	11.	5 14	
		L - 4 A - 40°C < T < 405°C	Legacy chip		15	
., .,	D = = = (1)	$I_{OUT} = 1 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip		17	
V _{IN} - V _{OUT}	Dropout voltage ⁽¹⁾	05 mA	Legacy chip	7	100	- mV
		I _{OUT} = 25 mA	New chip	11	132	
		05 A 4000 AT 440500	Legacy chip		150	
		$I_{OUT} = 25 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip		167	1
			Legacy chip	20	250	1
		I _{OUT} = 100 mA	New chip	16) 175	1
			Legacy chip		375	
		$I_{OUT} = 100 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip		218	
	GND pin current	I _{OUT} = 0 mA	Legacy chip	6	5 95	
			New chip	6	9 95	1
		I _{OUT} = 0 mA, –40°C ≤ T _J ≤ 125°C	Legacy chip		125	5
			New chip		123	
		I _{OUT} = 1 mA	Legacy chip	8		-
			New chip	7		
		I _{OUT} = 1 mA, −40°C ≤ T _J ≤ 125°C	Legacy chip		170	
			New chip		140	
		I _{OUT} = 25 mA	Legacy chip	20		-
			New chip	22		
I_{GND}		I _{OUT} = 25 mA, −40°C ≤ T _J ≤ 125°C	Legacy chip		550	- uA
			New chip		345	-
			Legacy chip	60		-
		I _{OUT} = 100 mA	New chip	62		-
			Legacy chip		1500	
		$I_{OUT} = 100 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip		950	-
			Legacy chip	0.0		-
		V _{ON/OFF} < 0.3 V, V _{IN} = 16 V	New chip	1.2		-
			Legacy chip	0.0		-
		$V_{ON/OFF} < 0.15 \text{ V}, V_{IN} = 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip	1.1		
Vinas	Rising bias supply UVLO	V _{IN} rising, −40°C ≤ T _J ≤ 125°C	IACM CHILD	2.:		
V _{UVLO+}	Falling bias supply UVLO	V_{IN} falling, $-40^{\circ}C \le T_{J} \le 125^{\circ}C$	New chip	1.9		V
V _{UVLO-}		V_{IN} raining, $-40 \text{ C} \le T_J \le 125 \text{ C}$ $-40 \text{ C} \le T_J \le 125 \text{ C}$	- New Chip	0.13	1	V
V _{UVLO(HYST)}	UVLO hysteresis	-40 0 ± 1J = 120 0	Logovi obi-			V
I _{O(SC)}	Short output current	$R_L = 0 \Omega$ (steady state)	Legacy chip	15		mA
-0(30)	Short output outfork	(New chip	15	J	

5.5 Electrical Characteristics (continued)

specified at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 1.0 V or VIN = 2.5 V (whichever is greater), I_{OUT} = 1 mA, $V_{ON/OFF}$ = 2 V, C_{IN} = 1.0 μ F, and C_{OUT} = 2.2 μ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		Law - Outrut OFF	Legacy chip		0.5		
		Low = Output OFF	New chip		0.72		
		Low = Output OFF, $V_{OUT} + 1 \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J}$	Legacy chip			0.15	1
V	ON/OFF input valtage	≤ 125°C	New chip			0.15	V
V _{ON/OFF}	ON/OFF input voltage	High = Output ON	Legacy chip		1.4		V
		riigii – Output Oiv	New chip		0.85		
		High = Output ON, $V_{OUT} + 1 \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 10^{\circ}\text{C}$	Legacy chip	1.6			
		125°C	New chip	1.6			
		V -0V	Legacy chip		0.01		
		V _{ON/OFF} = 0 V	New chip		0.42		
		$V_{ON/OFF} = 0 \text{ V}, V_{OUT} + 1 \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le$	Legacy chip			-1	μA
	ON/OFF input current	125°C	New chip			-0.9	
I _{ON/OFF}		\\\ -5\\	Legacy chip		5		
		V _{ON/OFF} = 5 V	New chip		0.011		
		$V_{ON/OFF} = 5 \text{ V}, V_{OUT} + 1 \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	Legacy chip			15	
			New chip			2.20	
			Legacy chip (A version)	150	400		
IO(PK)	Peak output current	k output current V _{OUT} ≥ V _{O(NOM)} –5% (steady state)	Legacy chip (Standard version)		150		mA
			New chip		350		
$\Delta V_{O}/\Delta V_{IN}$	Ripple rejection	f = 1 kHz, C _{OUT} = 10 μF	Legacy chip		63		dB
Δνο/ΔνιΝ	Ripple rejection	1 - 1 kπz, C _{OUT} - 10 μr	New chip		75		иБ
V _n Output noise voltage	$3.3 \text{ V, } I_{\text{LOAD}} = 150 \text{ mA}$	Bandwidth = 300 Hz to 50 kHz, C_{OUT} = 2.2 μ F, V_{OUT} = 3.3 V, I_{LOAD} = 150 mA	Legacy chip		160		μ _{VRM}
	Output Hoise voitage	Bandwidth = 300 Hz to 50 kHz, C_{OUT} = 2.2 μ F, V_{OUT} = 3.3 V, I_{LOAD} = 150 mA	New chip		140		s
T _{sd+}	Thermal shutdown	Shutdown, temperature increasing	New chip		170		°C
T _{sd-}	threshold	Reset, temperature decreasing	140W CHIP		150		

⁽¹⁾ Dropout voltage (V_{DO}) is defined as the input-to-output differential at which the output voltage drops 100 mV below the value measured with a 1-V differential. V_{DO} is measured with $V_{IN} = V_{OUT(nom)} - 100$ mV for fixed output devices.



5.6 Typical Characteristics

at T_A = 25°C, V_{IN} = $V_{O(NOM)}$ + 1V, C_{OUT} = 4.7 μ F, C_{IN} = 1 μ F all voltage options, and ON/ \overline{OFF} pin tied to V_{IN} (unless otherwise noted)




Figure 5-1. Output Voltage vs Temperature (Legacy Chip)




Figure 5-2. Output Voltage vs Temperature (Legacy Chip)




Figure 5-3. Output Voltage vs Temperature (Legacy Chip)




Figure 5-4. Output Voltage vs Temperature (New Chip)




Figure 5-5. Output Voltage vs V_{IN} (Legacy Chip)





Figure 5-6. Output Voltage vs V_{IN} (Legacy Chip)

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

at T_A = 25°C, V_{IN} = $V_{O(NOM)}$ + 1V, C_{OUT} = 4.7 μ F, C_{IN} = 1 μ F all voltage options, and ON/ \overline{OFF} pin tied to V_{IN} (unless otherwise noted)




Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback




at T_A = 25°C, V_{IN} = $V_{O(NOM)}$ + 1V, C_{OUT} = 4.7 μ F, C_{IN} = 1 μ F all voltage options, and ON/\overline{OFF} pin tied to V_{IN} (unless otherwise noted)



TEMP (°C) -40 V_{DROP} (mV)

Figure 5-13. Dropout Voltage (V_{DO}) vs Load Current (Legacy Chip)

Figure 5-14. Dropout Voltage (V_{DO}) vs Load Current (New Chip)







Figure 5-15. Ground Pin Current (I_{GND}) vs Temperature (Legacy Chin)

Figure 5-16. Ground Pin Current (I_{GND}) vs Temperature (New Chip)







Figure 5-17. Ground Pin Current (I_{GND}) vs Load Current (Legacy Chip)


Figure 5-18. Ground Pin Current (I_{GND}) vs Load Current (New Chip)

at T_A = 25°C, V_{IN} = $V_{O(NOM)}$ + 1V, C_{OUT} = 4.7 μ F, C_{IN} = 1 μ F all voltage options, and ON/\overline{OFF} pin tied to V_{IN} (unless otherwise noted)



 V_{OUT} = 5V, R_L = ∞ and R_L = $5k\Omega$

Figure 5-19. Input Current vs Input Voltage (V_{IN}) (Legacy Chip)



 V_{OUT} = 5V, R_L = 500 Ω and R_L = 50 Ω

Figure 5-20. Input Current vs Input Voltage (V_{IN}) (Legacy Chip)






Figure 5-21. Input Current vs Input Voltage (V_{IN}) (New Chip)



 V_{OUT} = 5V, I_L = 100mA

Figure 5-22. Line Transient Response (Legacy Chip)






Figure 5-24. Line Transient Response (Legacy Chip)



at $T_A = 25$ °C, $V_{IN} = V_{O(NOM)} + 1V$, $C_{OUT} = 4.7 \mu F$, $C_{IN} = 1 \mu F$ all voltage options, and ON/\overline{OFF} pin tied to V_{IN} (unless otherwise noted)






Figure 5-25. Line Transient Response (New Chip)




 $V_{OUT} = 3.0V, C_{OUT} = 3.3 \mu F$



10 μ s/div \rightarrow V_{OUT} = 3.0V, C_{OUT} = 10 μ F

Figure 5-27. Load Transient Response (Legacy Chip)



10 μ s/div \rightarrow V_{OUT} = 5.0V, C_{OUT} = 3.3 μ F

Figure 5-28. Load Transient Response (Legacy Chip)




Figure 5-29. Load Transient Response (Legacy Chip)

 V_{OUT} = 5.0V, C_{OUT} = 10 μ F




Figure 5-30. Load Transient Response (New Chip)

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

at $T_A = 25$ °C, $V_{IN} = V_{O(NOM)} + 1V$, $C_{OUT} = 4.7 \mu F$, $C_{IN} = 1 \mu F$ all voltage options, and ON/\overline{OFF} pin tied to V_{IN} (unless otherwise noted)




Figure 5-31. Short-Circuit Current vs Time (Legacy Chip)




Figure 5-32. Short-Circuit Current vs Time (New Chip)




Figure 5-33. Short-Circuit Current vs Time (Legacy Chip)




Figure 5-34. Short-Circuit Current vs Time (New Chip)




Figure 5-35. Instantaneous Short-Circuit Current vs Temperature (Legacy Chip)




Figure 5-36. Instantaneous Short-Circuit Current vs Temperature (New Chip)

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



at T_A = 25°C, V_{IN} = $V_{O(NOM)}$ + 1V, C_{OUT} = 4.7 μ F, C_{IN} = 1 μ F all voltage options, and ON/ \overline{OFF} pin tied to V_{IN} (unless otherwise noted)




Figure 5-37. Short-Circuit Current vs Output Voltage (V_{OUT}) (Legacy Chip)




Figure 5-38. Short-Circuit Current vs Output Voltage (V_{OUT}) (New Chip)




Figure 5-39. Output Impedance vs Frequency (Legacy Chip)




Figure 5-40. Output Impedance vs Frequency (Legacy Chip)




Figure 5-41. Ripple Rejection vs Frequency (Legacy Chip)




Figure 5-42. Ripple Rejection vs Load Current (I_L) and Frequency (New Chip)

Submit Document Feedback

at T_A = 25°C, V_{IN} = $V_{O(NOM)}$ + 1V, C_{OUT} = 4.7 μ F, C_{IN} = 1 μ F all voltage options, and ON/\overline{OFF} pin tied to V_{IN} (unless otherwise noted)




Figure 5-43. Ripple Rejection vs Output Capacitor (C_L) and Frequency (New Chip)




Figure 5-44. Output Noise Density vs Frequency (Legacy Chip)




Figure 5-45. Output Noise Density vs Load Current (I_L)
Frequency (New Chip)




Figure 5-46. Output Noise Density vs Output Capacitor (C_L)
Frequency (New Chip)




Figure 5-47. Input-to-Output Leakage vs Temperature (Legacy Chip)




Figure 5-48. Output Reverse Leakage vs Temperature (Legacy Chip)



at $T_A = 25$ °C, $V_{IN} = V_{O(NOM)} + 1V$, $C_{OUT} = 4.7 \mu F$, $C_{IN} = 1 \mu F$ all voltage options, and ON/\overline{OFF} pin tied to V_{IN} (unless otherwise noted)




Figure 5-49. Output Reverse Leakage vs Temperature (New Chip)




Figure 5-50. Turn-On Waveform (Legacy Chip)

 $V_{OUT} = 5V$, $R_L = 5k\Omega$






Figure 5-51. Turn-On Waveform (New Chip)



 $\label{eq:VOUT} V_{OUT} = 5 V, \ R_L = 5 k \Omega$ Figure 5-52. Turn-Off Waveform (Legacy Chip)







Figure 5-54. ON/OFF Pin Current vs V_{ON/OFF} (Legacy Chip)

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

at T_A = 25°C, V_{IN} = $V_{O(NOM)}$ + 1V, C_{OUT} = 4.7 μ F, C_{IN} = 1 μ F all voltage options, and ON/\overline{OFF} pin tied to V_{IN} (unless otherwise noted)



Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback




6 Detailed Description

6.1 Overview


The LP2981-N is a fixed-output, high PSRR, low-dropout regulator that offers exceptional, cost-effective performance for both portable and non-portable applications. The new chip has an output tolerance of ±1% across line, load, and temperature variation and is capable of delivering 100mA of continuous load current.

This device features integrated overcurrent protection, thermal shutdown and output enable functionality. The new chip also provides internal output pulldown and a built-in soft-start mechanism for controlled inrush current. This device delivers excellent line and load transient performance. The operating ambient temperature range of the device is -40° C to $+125^{\circ}$ C.

6.2 Functional Block Diagrams



Functional Block Diagram (Legacy Chip)



Functional Block Diagram (New Chip)

6.3 Feature Description

6.3.1 Output Enable

The ON/OFF pin for the device is an active-high pin. The output voltage is enabled when the voltage of the ON/OFF pin is greater than the high-level input voltage of the ON/OFF pin and disabled when the ON/OFF pin voltage is less than the low-level input voltage of the ON/OFF pin. If independent control of the output voltage is not needed, connect the ON/OFF pin to the input of the device.

For the new chip, the device has an internal pulldown circuit that activates when the device is disabled by pulling the ON/OFF pin voltage lower than the low-level input voltage of the ON/OFF pin to actively discharge the output voltage.

6.3.2 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage ($V_{IN} - V_{OUT}$) at the rated output current (I_{RATED}), where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the Section 5.3 table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}} \tag{1}$$

6.3.3 Current Limit

6.3.3.1 Current Limit (Legacy Chip)

Copyright © 2025 Texas Instruments Incorporated

The internal current-limit circuit protects the LDO against high-load current faults or shorting events. The LDO is not designed to operate in a steady-state current limit. During a current-limit event, the LDO sources constant current. Therefore, the output voltage falls when load impedance decreases. If a current limit occurs and the resulting output voltage is low, excessive power is potentially dissipated across the LDO, resulting in a thermal shutdown of the output. A foldback feature limits the short-circuit current to protect the regulator from damage



under all load conditions. If OUT is forced below 0V before EN goes high and the load current required exceeds the foldback current limit, the device potentially does not start up correctly.

6.3.3.2 Current Limit (New Chip)

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{Cl}). I_{Cl} is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application note.

Figure 6-1 shows a diagram of the current limit.




Figure 6-1. Current Limit

6.3.4 Undervoltage Lockout (UVLO)

For the new chip, the device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Electrical Characteristics* table.

6.3.5 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis makes sure that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical). Limits for Thermal shutdown circuit are defined in the *Electrical Characteristics*.

The thermal time-constant of the semiconductor die is fairly short, thus the device can cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large $V_{\text{IN}} - V_{\text{OUT}}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

6.3.6 Output Pulldown

The new chip has an output pulldown circuit. The output pulldown activates in the following conditions:

- When the device is disabled (V_{ON/OFF} < V_{ON/OFF(LOW)})
- If 1.0V < V_{IN} < V_{UVLO}

Do not rely on the output pulldown circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can flow from the output to the input. This reverse current flow can cause damage to the device. See the *Reverse Current* section for more details.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



6.4 Device Functional Modes

Table 6-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

Table 6-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER					
OPERATING MODE	V _{IN}	V _{ON/OFF}	I _{OUT}	T _J		
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	V _{ON/OFF} > V _{ON/OFF(HI)}	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$		
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	V _{ON/OFF} > V _{ON/OFF(HI)}	I _{OUT} < I _{OUT(max)}	$T_J < T_{SD(shutdown)}$		
Disabled (any true condition disables the device)	V _{IN} < V _{UVLO}	V _{ON/OFF} < V _{ON/} OFF(LOW)	Not applicable	$T_{J} > T_{SD(shutdown)}$		

6.4.1 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO})
- The output current is less than the current limit (I_{OUT} < I_{CL})
- The device junction temperature is less than the thermal shutdown temperature (T_J < T_{SD})
- The ON/OFF voltage has previously exceeded the ON/OFF rising threshold voltage and has not yet decreased to less than the enable falling threshold

6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

6.4.3 Disabled

The output of the device can be shutdown by forcing the voltage of the ON/OFF pin to less than the maximum ON/OFF pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown. In the new chip, the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The LP2981-N is a linear voltage regulator operating from 2.5 V to 16 V (for new chip) on the input and regulates voltages between 1.2 V to 5 V with ±1% accuracy (across line, load and temperature) and 100-mA maximum output current.

Successfully implementing an LDO in an application depends on the application requirements. If the requirements are simply input voltage and output voltage, compliance specifications (such as internal power dissipation or stability) must be verified for a solid design. If timing, start-up, noise, power supply rejection ratio (PSRR), or any other transient specification is required, then the design becomes more challenging.

7.1.1 Recommended Capacitor Types

7.1.1.1 Recommended Capacitors (Legacy Chip)

7.1.1.1.1 Tantalum Capacitors

For the legacy chip, tantalum capacitors are the best choice for use at the output of the LDO. Most good-quality tantalums can be used with the LP2981-N (legacy chip), but check the manufacturer data sheet to be sure the ESR is in range. At lower temperatures, as ESR increases, a capacitor with ESR near the upper limit for stability at room temperature can cause instability. For very low temperature applications, output tantalum capacitors can be used in parallel configuration to prevent the ESR from going up too high.

7.1.1.1.2 Ceramic Capacitors

For the legacy chip, ceramic capacitors are not recommended for use at the output of the LDO. This recommendation is because the ESR of a ceramic can be low enough to go below the minimum stable value for the LP2981-N (legacy chip). A $2.2\mu F$ ceramic is measured and found to have an ESR of approximately $15 m\Omega$, which is low enough to cause oscillations. If a ceramic capacitor is used on the output, a 1Ω resistor is required to be placed in series with the capacitor.

7.1.1.1.3 Aluminum Capacitors

For the legacy chip, aluminum electrolytics are not typically used with the LDO, because of the large physical size. These aluminum capacitors must meet the same ESR requirements over the operating temperature range, more difficult because of the steep ESR increase at cold temperature. An aluminum electrolytic can exhibit an ESR increase of as much as 50x when going from $+20^{\circ}$ C to -40° C. Also, some aluminum electrolytics are not operational below -25° C because the electrolyte can freeze.

7.1.1.2 Recommended Capacitors (New Chip)

The new chip is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas using Y5V-rated capacitors is discouraged because of large variations in capacitance.

The maximum supported ESR range across complete temperature (-40° C to $+125^{\circ}$ C) and load current range (0mA-100mA) is less than 1Ω . If placed in an existing implementaiton, where differenet types of capacitors with higher ESR are used, place a low, 100nF, ESR MLCC capacitor as close as possible to the device output pin (OUT).

Copyright © 2025 Texas Instruments Incorporated

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors listed in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

7.1.2 Input and Output Capacitor Requirements

7.1.2.1 Input Capacitor

For the legacy chip, an input capacitor $(C_{IN}) \ge 1\mu F$ is required (the amount of capacitance can be increased without limit). Any good-quality tantalum or ceramic capacitor can be used. The capacitor must be located no more than half an inch from the input pin and returned to a clean analog ground.

For the new chip, although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than 0.5Ω . A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

7.1.2.2 Output Capacitor

For the legacy chip, the output capacitor must meet both the requirement for minimum amount of capacitance and equivalent series resistance (ESR) value. Curves are provided which show the allowable ESR range as a function of load current for various output voltages and capacitor values (refer to Figure 7-3, Figure 7-4, Figure 7-5, and Figure 7-6).

For the new chip, dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor, preferably ceramic capacitors, within the range specified in the *Recommended Operating Conditions* table for stability.

7.1.3 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter (ψ_{JT}) and junction-to-board characterization parameter (ψ_{JB}) . These parameters provide two methods for calculating the junction temperature (T_J) , as described in the following equations. Use the junction-to-top characterization parameter (ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. Use the junction-to-board characterization parameter (ψ_{JB}) with the PCB surface temperature 1 mm from the device package (T_B) to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D} \tag{2}$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{3}$$

where:

 T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application note.

7.1.4 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(4)

Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{5}$$

Thermal resistance $(R_{\theta JA})$ is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance. As mentioned in the *An empirical analysis of the impact of board layout on LDO thermal performance* application note, $R_{\theta JA}$ can be improved by 35% to 55% compared to the *Thermal Information* table value with the PCB board layout optimization.

7.1.5 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} \le V_{IN} + 0.3V$.

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

Figure 7-1 depicts one approach for protecting the device.







Figure 7-1. Example Circuit for Reverse Current Protection Using a Schottky Diode

7.2 Typical Application



*The ON/OFF input must be actively terminated. Tie to V_{IN} if this function is not to be used. Minimum output capacitance is shown to provide stability over full load current range. More capacitance provides superior dynamic performance and additional stability margin (see the Recommended Capacitor Types section).

Figure 7-2. LP2981-N Typical Application

7.2.1 Design Requirements

PARAMETER DESIGN REQUIREMENT	
Input voltage 12V ±10%, provided by the DC/DC converter switching at 1MHz	
Output voltage	3.3V ±1%
Output current	100mA (maximum), 1mA (minimum)
RMS noise, 300Hz to 50kHz	< 1mV _{RMS}
PSRR at 1kHz	> 40dB

7.2.2 Detailed Design Procedure

7.2.2.1 ON and OFF Input Operation

The LP2981-N is shut off by pulling the ON/OFF input low, and turned on by driving the input high. If this feature is not to be used, the ON/OFF input is required to be tied to V_{IN} to keep the regulator on at all times (the ON/OFF input must **not** be left floating).

For proper operation of the LDO, the signal source used to drive the ON/OFF input must be able to swing above and below the specified turnon/turnoff voltage thresholds which specify an ON or OFF state (see Electrical Characteristics).

The ON/OFF signal can come from either a totem-pole output, or an open-collector output with pullup resistor to the LP2981-N input voltage or another logic supply. The high-level voltage can exceed the LP2981-N input voltage, but must remain within the Absolute Maximum Ratings for the ON/OFF pin.

For the legacy chip only, the turnon and turnoff voltage signals applied to the ON/OFF input must have a slew rate greater than 40mV/µs.

7.2.3 Application Curves




Figure 7-3. 5V, 3.3µF ESR Curves (Legacy Chip)





Figure 7-4. 5V, 10µF ESR Curves (Legacy Chip)



 $\label{eq:VOUT} V_{OUT} = 3.0V, \, C_{OUT} = 3.3 \mu F$ Figure 7-5. 3.0V, 3.3 μF ESR Curves (Legacy Chip)




Figure 7-6. 3.0V, 10µF ESR Curves (Legacy Chip)





Figure 7-7. Line Transient Response (Legacy Chip)

 V_{OUT} = 5V, I_L = 100mA



rigure 7-6. Line Transient Response (New Chip



7.2.3 Application Curves (continued)




Figure 7-9. Line Transient Response (Legacy Chip)






Figure 7-10. Line Transient Response (New Chip)




 $10 \ \mu s/div$ \rightarrow $V_{OUT} = 3.0V, C_{OUT} = 3.3 \mu F$

Figure 7-11. Load Transient Response (Legacy Chip)



 $10~\mu \text{s/div} \longrightarrow $$V_{OUT} = 3.0 \text{V, } C_{OUT} = 10 \mu \text{F}$

Figure 7-12. Load Transient Response (Legacy Chip)







Figure 7-13. Load Transient Response (Legacy Chip)




 $V_{OUT} = 5.0V, C_{OUT} = 10 \mu F$

Figure 7-14. Load Transient Response (Legacy Chip)

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

7.2.3 Application Curves (continued)



7.3 Power Supply Recommendations

The LP2981-N is designed to operate from an input voltage supply range between 2.5V and 16V (new chip). The input voltage range provides adequate headroom for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.



7.4 Layout

7.4.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitors, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO circuit connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is also recommended and is either embedded in the PCB itself or located on the bottom side of the PCB opposite the components. This reference plane serves for the accuracy of the output voltage, shield noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device. In most applications, this ground plane is necessary to meet thermal requirements.

7.4.2 Layout Example




Figure 7-20. LP2981-N Layout Example



8 Device and Documentation Support

8.1 Device Nomenclature

Table 8-1. Available Options

PRODUCT ⁽¹⁾	V _{OUT}
LP2981 vwxxy-z.z /NOPB	v is the accuracy specification for the legacy chip (A or blank). See the <i>Electrical Characteristics</i> for more information. This character is insignificant for the new chip. w is the operating temperature range (I = -40°C to +125°C). xx is the package designator (M5 = SOT-23). y is the reel designator size. See the Package Addendum for more information on package quantity. z.z is the nominal output voltage (for example, 3.3 = 3.3V; 5.0 = 5.0V). /NOPB indicates material construction that does not use Lead (Pb). This device ships with either the legacy chip (CSO: DLN or GF8) or the new chip (CSO: RFB), which uses the latest manufacturing flow. The reel packaging label provides CSO information to distinguish which chip is used. Device performance for new and legacy chips is denoted throughout the document.

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

8.2 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 Related Documentation

For related documentation see the following:

- Texas Instruments, LDO Noise Demystified application note
- Texas Instruments, LDO PSRR Measurement Simplified application note
- Texas Instruments, A Topical Index of TI LDO Application Notes application note
- Texas Instruments, Know Your Limits application note

8.5 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

Product Folder Links: LP2981-N

8.6 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



8.8 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision O (December 2023) to Revision P (February 2025)	Page
•	Changed last paragraph of <i>Description</i> section	1
•	Changed NC pin description	3
	Changed Short-Circuit Current vs Time (New Chip), Instantaneous Short-Circuit Current vs Temperatur	
	(New Chip), and Short-Circuit Current vs Output Voltage (V _{OUT}) (New Chip) curves	8
•	Changed Overview section to identify new chip information	18
•	Changed Functional Block Diagrams section: changed legacy chip diagram, added new chip diagram	18
•	Changed Current Limit section	19
•	Added clarification to output voltage discharge discussion being applicable only to the new chip in the	
	Disabled section	22
•	Added maximum supported ESR range discussion to Recommended Capacitors (New Chip) section	23
•	Changed Device Nomenclature section	31
С	hanges from Revision N (April 2016) to Revision O (December 2023)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed entire document to align with current family format	1
	Added M3 devices to document	
•	Added Device Nomenclature section	<mark>31</mark>

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

17-Aug-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LP2981AIM5-2.5/NO.A	Active	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LOCA
LP2981AIM5-2.5/NOPB	Active	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LOCA
LP2981AIM5-3.0/NO.A	Active	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L05A
LP2981AIM5-3.0/NOPB	Active	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L05A
LP2981AIM5-3.3/NO.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L04A
LP2981AIM5-3.3/NOPB	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L04A
LP2981AIM5-3.6/NO.A	Active	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LOJA
LP2981AIM5-3.6/NOPB	Active	Production	SOT-23 (DBV) 5	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LOJA
LP2981AIM5-5.0/NO.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L03A
LP2981AIM5-5.0/NOPB	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L03A
LP2981AIM5X-3.0/NO.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L05A
LP2981AIM5X-3.0/NOPB	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L05A
LP2981AIM5X-3.3/NO.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L04A
LP2981AIM5X-3.3/NOPB	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L04A
LP2981AIM5X-3.6/NO.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LOJA
LP2981AIM5X-3.6/NOPB	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LOJA
LP2981AIM5X-5.0/NO.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L03A
LP2981AIM5X-5.0/NOPB	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L03A
LP2981IM5-2.5/NOPB	Active	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LOCB
LP2981IM5-2.5/NOPB.A	Active	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LOCB
LP2981IM5-2.5/NOPB.B	Active	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LOCB
LP2981IM5-3.0/NOPB	Active	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L05B
LP2981IM5-3.0/NOPB.A	Active	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L05B
LP2981IM5-3.0/NOPB.B	Active	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L05B
LP2981IM5-3.3/NOPB	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L04B
LP2981IM5-3.3/NOPB.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L04B
LP2981IM5-3.6/NOPB	Active	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L0JB
LP2981IM5-3.6/NOPB.A	Active	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L0JB
LP2981IM5-3.6/NOPB.B	Active	Production	SOT-23 (DBV) 5	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L0JB



-40 to 125

17-Aug-2025

L04B

L0JB

L0JB

L03B

L03B



LP2981IM5X-3.3/NOPB

LP2981IM5X-3.6/NO.A

LP2981IM5X-3.6/NOPB

LP2981IM5X-5.0/NO.A

LP2981IM5X-5.0/NOPB

www.ti.com

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)	9-	- acting 4.7 carrier	(3)	Ball material	Peak reflow	opp (o)	(6)
						(4)	(5)		
LP2981IM5-5.0/NOPB	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L03B
LP2981IM5-5.0/NOPB.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L03B
LP2981IM5X-3.0/NO.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L05B
LP2981IM5X-3.0/NOPB	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L05B
LP2981IM5X-3.3/NO.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L04B

Yes

Yes

Yes

Yes

Yes

NIPDAU | SN

NIPDAU

NIPDAU | SN

SN

SN

Level-1-260C-UNLIM

Level-1-260C-UNLIM

Level-1-260C-UNLIM

Level-1-260C-UNLIM

Level-1-260C-UNLIM

3000 | LARGE T&R

Active

Active

Active

Active

Active

Production

Production

Production

Production

Production

SOT-23 (DBV) | 5

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 17-Aug-2025


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 23-Feb-2025


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2981AIM5-2.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981AIM5-3.0/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981AIM5-3.3/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981AIM5-3.6/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981AIM5-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981AIM5X-3.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981AIM5X-3.6/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981IM5-2.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981IM5-3.0/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981IM5-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981IM5-3.6/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981IM5-5.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981IM5X-3.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981IM5X-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3




PACKAGE MATERIALS INFORMATION

www.ti.com 23-Feb-2025

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2981IM5X-3.6/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2981IM5X-5.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 23-Feb-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2981AIM5-2.5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2981AIM5-3.0/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2981AIM5-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2981AIM5-3.6/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2981AIM5-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2981AIM5X-3.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2981AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2981AIM5X-3.6/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2981AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2981IM5-2.5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2981IM5-3.0/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2981IM5-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2981IM5-3.6/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2981IM5-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2981IM5X-3.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2981IM5X-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2981IM5X-3.6/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2981IM5X-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated